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Abstract
Parasitic capacitances of power semiconductors are a part of
the key design parameters of state-of-the-art very high
frequency (VHF) power supplies. In this poster, four 100 V
integrated power MOSFETs with different layout structures are
designed, implemented, and analyzed in a 0.18 ȝm partial
Silicon-on-Insulator (SOI) process with a die area 2.31 mm2.
A small-signal model of power MOSFETs is proposed to
systematically analyze the nonlinear parasitic capacitances in
different transistor states: off-state, sub-threshold region, and
on-state in the linear region. 3D plots are used to summarize
the intrinsic nonlinearities of the power devices. The nonlinear
figure-of-merits (FOMs) are lowered by 1.3-18.3 times and
improved by 22-95 % with optimized conditions of quasi-zero
voltage switching. The layout impacts of the on-chip
interconnections are analyzed with post-layout comparisons.
Figure 1. Proposed small-signal model of power MOSFETs 
(off-state, sub-threshold region, and on-state in the linear region)
Intrinsic Nonlinearities in Frequency-Domain
(Nonlinear Capacitances @ 1 MHz)
Figure 2. Nonlinearities of Ciss 
(off-state, sub-threshold region, and on-state in the linear region)
Figure 3. Nonlinearities of Coss
(off-state and the gate voltage is much lower than the threshold voltage)
Figure 4. Nonlinear parasitic capacitances 
looking into the gate terminal 
(VD = VB = VS = 0 V)
Figure 5. Nonlinear parasitic capacitances 
looking into the drain terminal 
(off-state, VG = VB = VS = 0 V).
Figure 6. Nonlinear parasitic capacitances 
looking into the drain terminal 
(on-state in the linear region, 
or in the sub-threshold region, 
as well as off-state, 
VD = 1 μV, VB = VS = 0 V).
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Intrinsic Nonlinearities in Time-Domain
(Nonlinear Gate Charges and FOMs)
Figure 7. Simulated transient waveforms 
and naming conventions.
Figure 8. Gate charge Qg, its 
sub-components Qgd and Qgs2, 
and final-state Rds (simulated). 
(a) Versus final-state Vgs
(b) Versus final-state Idrain
(c) Versus original-state Vds
Figure 9. Nonlinear FOMs 
(simulated). 
(a) Versus final-state Vgs. 
(b) Versus final-state Idrain. 
(c) Versus original-state Vds. 
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Layout Structure Impacts
Figure 10. Layout 
of the chip design 
(proposed 
structures are 
highlighted)
Layout a:
Drain/Source horizontal connection, 
Mainly side-by-side coupling.
Layout b:
Drain/Source horizontal connection, 
Mainly layer-to-layer coupling.
Layout c:
Drain/Souce vertical connection, 
Perpendicular mesh structure
Layout d:
Drain/Souce structure the same as c 
but Bulk as a seperate terminal.
Key Contributions
1) Systematically analyzed the nonlinear parasitic capacitances of
integrated high voltage power MOSFETs in a partial SOI process.
2) A modeling method is proposed for analyses in different transistor
states, whereas industrial datasheets typically specify only off-states.
3) Parasitic capacitances towards bulk can dominate over parasitic
capacitances towards source.
4) The nonlinear FOMs are lowered by 1.3-18.3 times and improved
by 22-95 % with optimized quasi-zero voltage switching conditions.
5) Parasitic capacitances of on-chip interconnections could dominate
over intrinsic capacitances of power devices.
6) Side-by-side coupling dominated layout structures may perform
better than layer-to-layer coupling dominated layout structures.
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